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A fine-grain pipelined architecture that distributes pipeline reg-
isters over a logic-circuit plane like a ‘logic-in-memory’ structure
[1] has been demonstrated to be suitable for the realization of
fine-grain pipelined VLSI processors such as high-throughput
FIFOs [2]. A functional pass-gate structure, in which pipeline
latches are merged into switching gates by using ferroelectric
devices, realizes a compact fine-grain pipelined VLSI system.
Heretofore, ferroelectric capacitors have been conventionally
used as simple nonvolatile storage elements [3]. Here the write
operations of a ferroelectric capacitor are considered as universal
switching operations under the control of two variables, so that
both storage and switching functions can be performed simulta-
neously in a single ferroelectric capacitor. 
Figure 12.7.1 shows the functional pass-gate using ferroelectric
devices. The symbols Mw1, Mw2, MRD and MRS represent conven-
tional nMOS transistors that control the voltages at two termi-
nals of the ferroelectric capacitor CS. CP is a dummy ferroelectric
capacitor that converts the remnant-polarization state of CS into
a corresponding voltage level by a capacitive coupling effect. The
nMOS transistor MP is a pass-gate used for the series and paral-
lel connections of the functional pass-gates, thereby realizing
any complicated logic circuit.
Figure 12.7.2 shows the basic behavior of the functional pass-
gate, in which operation proceeds in four phases: ‘reset phase’,
‘operation/write phase (O/W phase)’,  ‘retention phase’ and ‘read
phase’. In the reset phase, the clock signal CLK and the reset sig-
nal RS are set to high, then stored data S which corresponds to
the remnant-polarization state is set to 0. In the operation/write
phase, the inverse of clock signal  is high, then the external
inputs y1 and y2 appear at the terminals of CS through the tran-
sistors, Mw2 and Mw1, respectively. When (y1,y2)=(1,0), the rem-
nant-polarization state corresponding to S changes to 1.
Otherwise, S remains 0. In this way, an AND operation with two
variables, y1 and y2, is performed and the result is stored into CS
as the remnant-polarization states, simultaneously. If the rem-
nant-polarization state is initially set to 1, the OR operation can
be performed in the above operation/write phase. In the reten-
tion phase, gate voltage of the nMOS transistor MRS is pulsed
high, and voltage levels on two bit-lines, BY1 and BY2, fall to
GND level, then CS is discharged. In the read phase, RS falls to
low and CLK is set to high, then the high voltage level is sup-
plied to CS through the transistor MRD. According to the remnant-
polarization state, a voltage VA on node A is generated by capac-
itive coupling between CS and CP. When S=0, VA is lower than the
threshold voltage Vth of the pass-gate MP, and VA is larger than
Vth when S=1. Therefore, the remnant-polarization state on CS is
read out as a switching state of MP. Figure 12.7.2 also shows a
timing diagram of the four phases.
Figure 12.7.3 illustrates the implementation of a serial adder
using the functional pass-gate network. In the equivalent CMOS
realization for a latch-based serial adder, seven latches are
required as well as switching gates. Using the functional pass-
gates, the serial adder can be designed compactly with a
precharge-evaluate logic style. Figure 12.7.3 also shows the tim-
ing diagram in which the basic behavior of the proposed ferro-
electric-based serial adder is demonstrated. When both CLK and
RS inputs become high, Block1 performs the read operation, and
outputs of Block1 are stored into functional pass-gates of Block2.
When Block1 is in the reset scheme, match lines, ML11 and
ML12, are precharged and outputs of Block1 becomes to 0. At the
same time, Block2 is in the retention scheme, and CS in the func-
tional pass-gate of Block2 is discharged.
Figure 12.7.4 shows the micrograph of a ferroelectric-based cir-
cuit chip in a 0.6µm ferroelectric/CMOS process technology. The
ferroelectric-based functional pass-gate is 9.4x10.5µm2, and fer-
roelectric capacitors, CS and CP, are fabricated by using
Pb(Zr,Ti)O3 with 20µC/cm2 remnant polarization where the CP/CS
ratio is 2. The ferroelectric-based switching operation and the
read operation result in a compact circuit realization using fer-
roelectric capacitors. Figure 12.7.5 shows measured waveforms.
According to the synchronization of the reset signal RS, four dif-
ferent external input states of (y1, y2) are demonstrated. It is
observed that the AND operation y1, y2 is correctly performed.
Capacitive coupling effect between two ferroelectric capacitors CS
and CP makes it possible to perform high-speed switching while
maintaining compact circuit realization.
A typical potential application of fine-grain pipelined VLSI com-
putation is illustrated in Figure 12.7.6 It shows a 250MHz
54x54b pipelined multiplier which has 16 pipeline stages. The
pipeline pitch is determined by the delay of a single functional
pass gate. 
Figure 12.7.7 provides a comparison of two pipelined multipliers:
conventional static CMOS realization and the proposed one. The
effective chip area is greatly reduced in the proposed pipelined
system by using functional pass-gate network, because the
switching gate and pipelined latch are merged in the functional
pass-gate network. The advantage of compact circuits also
reduces the power dissipation of the proposed functional pass-
gate network, in the comparison with a corresponding CMOS
implementation. Consequently, effective chip area and power
dissipation of the functional pass-gate network are 30% and
49%, of the corresponding CMOS implementation, respectively. 
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Figure 12.7.1: Design of a ferroelectric-based functional pass-gate.
Figure 12.7.3: Design example.
Figure 12.7.2: Basic behavior.
Figure 12.7.4: Test chip micrograph.
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Figure 12.7.5: Measured waveforms of the test chip.




Figure 12.7.7: Comparison of pipelined multipliers.
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